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Abstract—In this paper, we propose a novel flow to enable
computationally efficient statistical characterization of delay and
slew in standard cell libraries. The distinguishing feature of the
proposed method is the usage of a limited combination of output
capacitance, input slew rate and supply voltage for the extraction of
statistical timing metrics of an individual logic gate. The efficiency
of the proposed flow stems from the introduction of a novel,
ultra-compact, nonlinear, analytical timing model, having only four
universal regression parameters. This novel model facilitates the
use of maximum-a-posteriori belief propagation to learn the prior
parameter distribution for the parameters of the target technology
from past characterizations of library cells belonging to various
other technologies, including older ones. The framework then
utilises Bayesian inference to extract the new timing model param-
eters using an ultra-small set of additional timing measurements
from the target technology. The proposed method is validated and
benchmarked on several production-level cell libraries including
a state-of-the-art 14-nm technology node and a variation-aware,
compact transistor model. For the same accuracy as the conven-
tional lookup-table approach, this new method achieves at least 15x
reduction in simulation runs.
I. INTRODUCTION
A standard cell library capturing statistical information of
delay and output slew variations is at the core of statistical static
timing analysis (SSTA), and, cost efficient statistical characteri-
zation of such libraries has become essential. The most widely
used statistical library cell characterization method is based on
the look-up table (LUT) approach where gate propagation delay
(td), output transition time (Sout) and their variations are stored
in a look-up table with different combinations of inputs such
as cell types, input slew (Sin), load capacitance (Cload), supply
voltage (Vdd), and other parameters [1].
The runtime complexity required for such a statistical LUT-
based approach is O(Nsample · NLUT ), where Nsample is the
number of SPICE runs needed to obtain each mean and variance
value and NLUT is the number of input vector combinations.
This approach will quickly become infeasible as either NLUT
or Nsample in a technology increases. Historically, circuit level
Monte Carlo (MC) simulation has been employed to gener-
ate a number of samples in the process parameter probability
space [2]. Such approach allows variability-aware analysis to
be implemented with minor changes on top of existing char-
acterization tools but requires a large number of MC runs. To
address this challenge, several approaches based on sensitivity
analysis for library characterization have been proposed by
EDA vendors. For instance, Composite Current Source (CSC) is
adopted by the Synopsys PrimeTime SSTA tool and sensitivity-
based effective-current-source-model (S-ECSM) is adopted by
the Cadence statistical tool. All of these approaches aim at
modelling the statistical impact of process parameter variations
as a linear superposition of the impact of each parameter in the
response model of the affected metric. Several Response Surface
Methodologies (RSMs) have also been proposed to explore the
sparsity of the process regression coefficients. An example of
such a strategy is Least-Angle Regression (LAR) which uses
L1-norm regularization [3]. One major benefit of regularizing
with the L1-norm is that it results in sample complexity that
is logarithmic in the number of features (e.g., principal com-
ponents). For statistical characterization of standard cells, an
error propagation technique using linear sensitivity analysis and
Response Surface Methodology (RSM) using Brussel Design of
Experiments (DoE) was proposed for library characterization
in [4]. The Brussel DoE performs statistical feature selection
keeping only those features that are most relevant to the response
under consideration. Then it uses a model selection algorithm
to build a suitable regression model for all the responses. More
Recently, several statistical circuit simulator based on uncertainty
quantification have been successfully applied to avoid the huge
number of repeated simulations in conventional Monte Carlo
flows [5]–[9].
On the other hand, the expensive simulation cost of the statis-
tical LUT-based approach is not only due to high dimensionality
of the process space, but also due to high dimensionality of the
cell input space (e.g., cell type, input slew Sin, load capacitance,
supply voltage Vdd, etc.). This problem is further exacerbated as
more design options are provided in recent technologies (e.g.,
multi-Vt, multi-Vdd). While most of the existing work focuses
on exploring the sparsity of the regression coefficients of the
process space with a reduced process sample size for each input
space vector, correlations between different cells and different
input vectors within the same cell have not been considered
in the open literature, to the best of our knowledge. This has
been the main motivation of this work which proposes a novel
acceleration method that operates in the library input space rather
than its process space and that can be added to any acceleration
used in the process space.
This is achieved through the systematic use of recent advances
in statistics and semiconductor metrology that we apply to the
development of computationally efficient statistical characteri-
zation algorithms for standard cell libraries. We propose two
key techniques to explore correlations in library input space.
The first is a novel ultra-compact, analytical model for gate
timing characterisation, and the second is a Bayesian learning
algorithm for the parameters of the aforementioned timing model
using past library characterizations along with a very small set
of additional simulations from the target technology. Bayesian
approaches were initially introduced in the area of VLSI design
for post-Silicon validation and parameter extraction [10]–[15].
The intrinsic simplicity of the proposed timing model combined
with the Bayesian learning [16] framework is capable of building
very accurate circuit response representations.
The rest of this paper is organized as follows. Section 2
introduces basic notation and formulates the problem of statis-
tical characterization in library input space. Section 3 describes
prior work on gate delay modelling and presents our novel
ultra-compact analytical model for gate delay and slew. Section
4 presents our Bayesian algorithm which learns timing model
parameters from past library characterizations and a very small
set of additional simulation runs in the target technology. The
foundation of this algorithm is the use of maximum-a-posteriori
(MAP) estimation. In Section 5, our new methods are validated
on the library characterization in state-of-the-art 14-nm and
28-nm technology and compared with the LUT method. Our
conclusions are given in Section 6.
II. PROBLEM FORMULATION
In library characterization, an accurate model for cell delay
(Td) and output slew (Sout) is developed given the following
input data: a cell type, input slew (Sin), output load capacitance
(Cload), transition direction (RISE/FALL), and supply voltage
(Vdd). To formalize the library characterization problem, we
consider an individual logic gate with multiple inputs and one
output, and for simplicity, we start from the standard assumption
that only one timing arc is modelled at a time, which implies
that we do not consider simultaneous input switching. For p input
variables (ξ = {ξ1, ξ2, ..., ξp}), such as Sin, Vdd, Cload, etc., the
cell response is modeled as the following two functions:
Td = fT (ξ1, ξ2, ..., ξp) (1)
Sout = fS(ξ1, ξ2, ..., ξp) (2)
The problem of nominal library characterisation is to estimate
fT and fS given k input vectors {ξ} = {ξ(1), ξ(2), ..., ξ(k)}
and k output observations {T (1)d , T (2)d , ..., T (k)d } and {S(1)out, S(2)out,
..., S
(k)
out}, such that the timing prediction error with respect
to a baseline case is minimized under the condition that k is
very small. The nominal baseline case is defined by SPICE
simulations under n different input vectors (n >> k ) sampled
randomly within the input space ξ.
Let us now denote by {Td} an ensemble of delay observations.
This ensemble has been generated for a given input vector
but under varying process parameters. Now we formulate the
problem of statistical library characterisation in input space as
that of estimating fT and fS given k input vectors {ξ} =
{ξ(1), ξ(2), ..., ξ(k)} and k ensembles of output observations
{{T (1)d }, {T (2)d }, ..., {T (k)d }} and {{S(1)out}, {S(2)out}, ..., {S(k)out}},
such that the prediction error for the statistical metrics with
respect to a statistical baseline case is minimized under the
condition that k is very small. The statistical baseline case
is defined by statistical SPICE simulations using the same n
different input vectors (n >> k) as the nominal baseline case,
where the SPICE simulations are now executed according to
the Monte Carlo method in process space. The metrics of the
statistical baseline case include the mean and standard deviation
of delay and output slew at each input vector i ∈ {1, ..., n}.
They are denoted as µ(i)Td , µ
(i)
Sout
and σ(i)Td , σ
(i)
Sout
(i = 1, 2, ..., n),
respectively.
III. MODEL FOR DELAY AND OUTPUT SLEW
Accurate gate level modeling for delay and slew estimation
has become a major challenge for nanometric technologies.
Historically, the transistor delay has been simply approximated
by CloadVdd/Idsat, where Idsat is the drain current at Vgs =
Vds = Vdd. A more accurate model, named the alpha-power law,
was later proposed in the early 1990s [17] where a closed-form
expression was derived for the delay of an inverter. A simplified
version of the alpha-power law was proposed in [18]. More
recently, a simple analytical expression for the intrinsic MOSFET
delay, using physics-based models for the effective current and
the total gate switching charge, was proposed to better describe
nanometric technologies [19], [20].
Although these advanced delay models provide accurate de-
scription of transition activity in the cell, they are still quite
complex, and detailed process information is required to fit the
entire model.
Our first goal therefore is to contribute an ultra compact timing
model that is at once a generalisation of older models but whose
parameters allow a sparse representation of input space vectors.
Fig. 1 (a) shows the key factors that affect the delay and output
slew of an inverter. In this work, we consider the impact of input
slew (Sin), output load capacitance (Cload), supply voltage (Vdd),
and driving strength (Ieff ).
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Fig. 1. (a) Key factors that affect the delay and output slew of an inverter; (b)
NAND2 equivalent inverter: The pull-up network is replaced with an “equivalent”
PMOS while the pull-down network is replaced with an “equivalent” NMOS
device.
To find our ultra compact model, we first study gate delay in a
simple inverter and generalize it to any combinatorial logic cell.
Recent studies [21]–[23] show that the simple CloadVdd/Idsat
metric follows the experimental inverter delay much better if
the on-current in the denominator is replaced with an effective
current Ieff representing the average switching current. In line
with the intrinsic transistor delay defined in [19], we model cell
delay as
Td = kd
∆Q
Ieff
(3)
where kd is a scaling factor used to obtain a good fit to the actual
cell delays. Ieff is defined as
Ieff =
Id(Vgs = Vdd, Vds =
Vdd
2 ) + Id(Vgs =
Vdd
2 , Vds = Vdd)
2
(4)
and can be evaluated easily through performance modeling or
through a circuit simulation that takes into account process
variations [19], [24]. Since our focus is to model delay and output
slew as functions of input variables, (1) and (2), we assume
we know Ieff for each input vector. Note that the direct link
between process parameters and delay is still preserved in the
Ieff current. To generalize the above model to any combinatorial
logic cell, we simply next each gate onto an “equivalent inverter”
and use the inverter characterization to estimate delays and
output slews [25]–[27]. Fig. 1(b) shows the equivalent inverter of
a NAND2 where the pull-up network is replaced with a PMOS
and the pull-down network is replaced with an NMOS device.
The charge transferred to or from the load capacitance during
switching is equal to
∆Q = (Vdd + V
′)(Cload + Cpar + αSin) (5)
where Cpar, V ′ and α are all fitting parameters. Compared
with the simple CloadVdd/Idsat metric, several effects have
been considered: (1) Cpar is introduced to account for parasitic
capacitance, such as those associated with junctions and inter-
connects, which are not included in Cload; (2) V ′ is introduced
to compensate for the inaccuracy of the delay model at low Vdd;
and (3) a linear coefficient α is introduced to account for Sin’s
impact on delay. The estimates of fT and fS are then converted
to parameter extraction problems for {kd, Cpar, V ′, α}.
A special feature of this simple delay model is that the
same format is used to describe not only delay but also output
slew Sout albeit with a different set of values for the fitting
parameters {kd, Cpar, V ′, α}. To validate the proposed model,
Td · Ieff/(Vdd +V ′) and Sout · Ieff/(Vdd +V ′) versus different
Vdd values are shown in Fig. 2, where Td and Sout are simulated
through SPICE using a 14-nm industrial design kit and two
separate V ′ values are extracted for Td and Sout. For different
groups of Cload and Sin combinations, a constant value of
Td · Ieff/(Vdd + V ′) and Sout · Ieff/(Vdd + V ′) is observed
under different Vdd.
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Fig. 2. For a NOR2 cell designed in a commercial state-of-the-art 14-nm
technology, a constant value of Td·Ieff/(Vdd+V ′) and Sout·Ieff/(Vdd+V ′)
is observed versus different Vdd and RISE/FALL combinations.
Fig. 3 shows Td/(Cload + Cpar + αSin) and Sout/(Cload +
Cpar + αSin) versus different Cload and Sin combinations. A
similar result is observed here that for different Vdd and transition
(RISE/FALL) combinations, Td/(Cload + Cpar + αSin) and
Sout/(Cload + Cpar + αSin) are approximately constant.
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Fig. 3. For a NOR2 cell designed in a commercial state-of-the-art 14-nm
technology, a constant value of Td/(Cload+Cpar+αSin) and Sout/(Cload+
Cpar + αSin) is observed versus different Cload, Sin and RISE/FALL
combinations.
TABLE I
EXTRACTED PARAMETERS FOR DELAY MODEL FROM INV, NAND2 AND
NOR2 IN THREE DIFFERENT TECHNOLOGIES WITH THEIR FITTING ERROR.
Tech Cell kd Cpar(fF ) V ′(V ) α % error
A INV 0.389 0.951 -0.266 0.092 1.56%
A NAND2 0.372 1.328 -0.209 0.034 1.98%
A NOR2 0.356 1.186 -0.241 0.102 0.91%
B INV 0.416 1.046 -0.287 0.103 1.50%
B NAND2 0.403 1.471 -0.228 0.034 2.05%
B NOR2 0.374 1.276 -0.253 0.104 1.12%
C INV 0.389 0.978 -0.272 0.107 1.84%
C NAND2 0.383 1.12 -0.258 0.050 1.94%
C NOR2 0.368 1.225 -0.264 0.117 1.47%
Table I shows extracted parameters for delay model from
INV, NAND2 and NOR2 in three different technologies with
their fitting errors. Strong similarities in extracted parameters are
observed among different cells and technologies from different
nodes, which serves as a basis for minimizing the required input
combinations in statistical characterization in the next section.
Although our proposed model captures major physical effects,
for some technologies there might be an offset between the
proposed model and circuit simulations. In those cases, extra
fitting terms (e.g., Sin · Cload) might be needed. The optimal
model complexity will be given by a trade-off between model
accuracy of degree of data compression.
IV. BAYESIAN INFERENCE WITH MAXIMUM A POSTERIORI
(MAP) ESTIMATION
In this section, we present a Bayesian inference approach
with maximum-a-posteriori (MAP) estimation where instead
of computing {Td, Sout} at each input condition separately,
we will estimate {kd, Cpar, V ′, α} globally by maximizing the
joint probability of observing (ξ(i), T (i)d ) or (ξ
(i), S
(i)
out), (i =
1, 2, ..., k).
The first step is to transfer observed training samples
(ξ(i), T
(i)
d ) or (ξ
(i), S
(i)
out), (i = 1, 2, ..., k) to parameter subspace{kd, Cpar, V ′, α} and use both to derive a probability distribu-
tion on the parameter space. The pdf ’s on {kd, Cpar, V ′, α} for
delay and output slew can then be calculated and the parameter
extraction problem solved using maximum a posteriori (MAP)
estimation.
Without loss of generality, we describe the MAP estimation for
delay parameter subgroup PT = {kd, Cpar, V ′, α}. Parameters
for output slew are estimated in a similar manner.
First, we assume that PT follows a Gaussian distribution
PT ∼ N (µPT ,ΣPT):
pdf(PT) =
1
4pi2
√|ΣPT | · exp[−12(µPT − PT )TΣ−1PT (µPT − PT )]
(6)
where µPT and ΣPT are the mean vector and covariance matrix
of the parameter subgroup PT, respectively. Next, we assume
that the µPT follows a conjugate Gaussian prior distribution
µPT ∼ N (µt0,Σt0).
pdf(µPT ) =
1
4pi2
√|Σt0| · exp[−12(µPT − µt0)TΣ−1t0 (µPT − µt0)]
(7)
where µt0 and Σt0 are the mean vector and covariance matrix
of µPT , respectively. We also define the delay model precision
as βfTd , which equals the inverse variance of modeling errors
across different technologies. Given µPT and βfTd , we calculate
the likelihood of observing delay at ith input condition T (i)d
associated with subspace distribution pdf(PT ) as
pdf(T
(i)
d |µPT , βfTd (ξ
(i))) =
√
βTd(ξ
(i))
2pi
·exp[−1
2
(T
(i)
d − fT (ξ(i),µPT ))
2βfTd (ξ
(i))]
(8)
The learning of precision βfTd is a key step in this method.
In practice, βfTd represents our “uncertainty” on proposed
delay model at different input conditions due to its inability
of capturing certain physical effects. While they depend on
the details of the technologies, these precisions show a strong
systematic trend across different input conditions ξ. In this work,
extracted parameters µPT from past technologies are used to
learn the systematic precision βfTd at different input conditions.
Characterizations from a variety of technology nodes enable us
to propagate our historical belief to a new technology node.
While generic or broad historical technologies can be used to
learn approximate precisions, in order to achieve the highest
applicable prior precision, the best historical technologies would
be those with the same design or process choices as the target
technology. For example, if we intend to fit a library in a low
power process, appropriate historical technologies would also be
technologies in low power processes. Therefore a bias-variance
tradeoff is needed in the selection of historical libraries.
The detailed learning process proceeds as follows. First, a
full set of standard cell libraries in Ntech fabrication processes
and technology nodes (Ntech = 6 in this paper, including
technologies from 14-nm to 45-nm, with both bulk-Silicon and
SOI technologies and non-FINFET and FINFET technologies)
are employed as “historical data” to improve our confidence
in predicting βfTd on an unknown library. This assumes that
although a new technology introduces different lithography,
structures and materials, parameters from our proposed delay
model do not change much, as is shown in Section 3. After
selection of a group of historical libraries, each cell is fitted
into the proposed delay model with different input conditions
ξ. βfTd is then calculated by the inverse variance of relative
difference between measurements and delay model predictions
using extracted parameters.
βfTd
=
1
1
Ntech
∑Ntech
j=1 (
T
(j)
d
−fT (P (j)T )
T
(j)
d
)2 − ( 1
Ntech
∑Ntech
j=1
∣∣∣∣T (j)d −fT (P (j)T )T (j)
d
∣∣∣∣)2
(9)
After the estimation of likelihood and precision, we are able
to transfer delay characterization {T (1)d , ..., T (k)d } to parameter
subspace PT and obtain the conditional probability of observing
T
(i)
d given µPT and βfTd (ξ
(i)). We then combine this condi-
tional probability with the prior distribution pdf(µPT ) in (7)
to accurately estimate µPT . Assuming each delay simulation is
ideal, we can write the likelihood function pdf(Td|µPT , βfTd )as:
pdf(Td|µPT , βfTd ) =
k∏
i=1
pdf(T
(i)
d |µPT , βfTd (ξ
(i))) (10)
According to Bayes’ theory, the conditional distribution
pdf(µPT |Td) is proportional to the product of the prior
pdf(µPT ) and the likelihood function pdf(Td|µPT ):
pdf(µPT |Td) ∝ pdf(µPT ) · pdf(Td|µPT ) (11)
The precision βfTd is learned from historical cell delay char-
acterization and is therefore independent of the observation Td.
Consequently,
pdf(Td|µPT , βfTd ) = pdf(Td|µPT ) (12)
Substituting (10) and (12) into (11) yields:
pdf(µPT |Td) ∝ pdf(µPT ) ·
k∏
i=1
pdf(T
(i)
d |µPT , βfTd (ξ
(i))) (13)
The last step is maximum-a-posteriori (MAP) estimation to find
optimal estimates of µPT that maximize the log likelihood of the
posterior distributions lnpdf(µPT |Td). It can be mathematically
formulated as an optimization problem
maximize
µPT
ln pdf(µPT ) +
k∑
i=1
ln pdf(T
(i)
d |µPT , βfTd (ξ
(i))) (14)
Substituting (7) and (8) into (14) and removing the constant
items yield:
minimize
µPT
1
2
(µPT − µt0)
TΣ−1t0 (µPT − µt0)
+
1
2
k∑
i=1
(T
(i)
d − fT (ξ(i),µPT ))
2βfTd (ξ
(i))
(15)
where (15) is the summation of a concave quadratic func-
tion. Hence the optimization problem in (15) is also a convex
programming problem and can be solved both efficiently and
robustly.
So far we have achieved individual library cell characteriza-
tion (no statistical characterization included). The detailed effi-
cient statistical library cell characterization proceeds as follows.
Nsample different seeds for each cell under process variation
are generated through Monte Carlo (MC) simulation or Design
of Experiments (DoE) [4]. For jth seed in each cell, {Td}
and {Sout} under k input conditions are simulated through a
SPICE simulation using .ALTER statement. P (j)T and P
(j)
S are
extracted through proposed Bayesian inference with maximum-
a-posteriori (MAP) estimation for jth seed. For a targeted input
condition ξ, the probability distribution of delay and output slew
are calculated as pdf(fT (ξ, PT )) and pdf(fS(ξ, PS)).
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Fig. 4. Proposed flow for statistical characterization with both old and new
libraries interacting and priors being passed from an old library to a new one.
Fig. 4 summarizes the major steps of the proposed statistical
library cell characterization method with both old and new
libraries interacting and priors being passed from an old library
to a new one. If we assume that library cell characterizations
have been done in previous technologies, the total computa-
tion cost is O(k · Nsample), which is at least one order of
magnitude smaller compared with O(NLUT ·Nsample) in prior
work and several order of magnitudes smaller compared with
O(NLUT · NMC ) in standard method. The total computation
cost is O(k · Nsample + NTech · NLUT ) if we need to re-run
characterization for old technologies, which is still a moderate
speed up compared to the most cutting-edge techniques.
V. VALIDATION
In this section, two library cell characterization examples in
several cutting-edge CMOS technologies are used to demonstrate
the efficiency of our proposed method. All test cases as well
as the historical library cell characteristics are generated using
different BSIM based industrial design kits reflecting real mea-
surements. To test and compare with the prior part, we have
also implemented both deterministic extraction and statistical
extraction using a look-up table (LUT) approach.
The baseline characterization is defined in this work by a
1000 points Monte Carlo simulation sampled randomly within
the whole input space ξ = {Sin, Cload, Vdd}. Note that these
points only represent different operating conditions for a target
cell while the effects of process variation are not included. Fig. 5
shows a scatter plot for 1000 points among the whole input space
where we will compare our characterization result with standard
methods.
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Fig. 5. A scatter plot of 1000 points among whole input space ξ =
{Sin, Cload, Vdd} used for comparing our characterization result with standard
methods.
The first example is to conduct a nominal delay and output
slew characterization for a library designed in a commercial
state-of-the-art 14-nm FINFET technology. Both fitting and
testing samples are generated through SPICE simulation using a
well calibrated compact transistor model. Fig. 6 shows average
prediction error compared with the baseline characterization
using proposed model with Bayesian inference, proposed model
with our least-square error function optimization, and look-up
table approach. To achieve the same characterization accuracy
on delay Td, our proposed method achieves up to 15X runtime
speedup compared to a traditional lookup table approach, where
6X speedup is contributed by our proposed timing model and an
extra speedup of 2.5X is contributed by the Bayesian inference.
Given the prior and two additional fitting input combinations, a
4.3% average error compared with the baseline characterization
is achieved for all combinations of Cload, Sin and Vdd. This
demonstrates the sparsity of effects across input vectors and the
validity of the proposed delay model.
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Fig. 6. Average testing error for delay Td characterizing a library designed in
a commerical state-of-the-art 14-nm technology. Error bars show one standard
deviation of testing error for different cells and RISE/FALL.
The second example is to conduct statistical delay and output
slew characterization for a library designed in a commercial
state-of-the-art 28-nm bulk-Silicon technology, which is differ-
ent from the model used in the first example. The baseline
characterization is defined similar to previous example where
1000 input combinations are sampled randomly within the whole
space ξ = {Sin, Cload, Vdd}. In this case 1000 seeds under
process variation are generated for each cell to obtain statistical
distributions for delay and output slew with different input
combinations.
The error functions for statistical characterization of E(µTd),E(µSout), E(σTd) and E(σSout) are defined as
E(µTd) =
1
n
n∑
i=1
∣∣∣µ(fT (ξ(i), PT )))− µ(i)Td ∣∣∣ (16)
E(µSout) =
1
n
n∑
i=1
∣∣∣µ(fS(ξ(i), PS))− µ(i)Sout ∣∣∣ (17)
E(σTd) =
1
n
n∑
i=1
∣∣∣σ(fT (ξ(i), PT )))− σ(i)Td ∣∣∣ (18)
E(σSout) =
1
n
n∑
i=1
∣∣∣σ(fS(ξ(i), PS))− σ(i)Sout ∣∣∣ (19)
Fig. 7 and Fig. 8 show average prediction error for mean
and standard deviation of delay and output slew characterizing a
library designed in a commercial state-of-the-art 28-nm technol-
ogy compared with the baseline characterization using proposed
method and look-up table approach. Up to 20X runtime speedup
is observed to achieve the same characterization accuracy in
mean value and standard deviation of Td and Sout.
Fig. 9 shows delay probability density simulated using base-
line simulation, the proposed method with seven training input
combinations, and an interpolation of look-up tables with 60
training input combinations together with baseline distribution
using SPICE Monte Carlo simulation. The input combination
is Vdd = 0.734V , Sin = 5.09ps, Cload = 1.67fF . The
proposed method shows a much better prediction for delay dis-
tribution which correctly predicts the non-Gaussian distribution
for low Vdd.
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Fig. 7. Average testing error for mean and standard deviation of delay
Td characterizing a library designed in a commerical state-of-the-art 28-nm
technology. Error bars show one standard deviation of testing error for different
cell types and RISE/FALL combinations.
VI. CONCLUSION
In this paper we have presented an entirely different perspec-
tive on the acceleration of library characterizations. While pre-
vious authors have emphasized the use of statistical techniques
to address the efficient design of variation-aware standard cell
libraries by working in process space, in our work we use similar
techniques for the efficient design of these libraries by working
in the traditional library input space of input slew, output load,
and voltage supply. The main insight that has enabled this shift
in perspective is the contribution of a new ultra compact timing
model for standard cells that is a powerful and accurate general-
ization of the simple CloadVdd/Idsat metric. This new analytical
timing model transfers the library characterization problem from
one of input parameter sweep to one of machine learning and
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Fig. 8. Average testing error for mean and standard deviation of output slew
Sout characterizing a library designed in a commerical state-of-the-art 28-nm
technology. Error bars show one standard deviation of testing error for different
cell types and RISE/FALL combinations.
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Fig. 9. Delay probability density simulated using baseline simulation, pro-
posed method and an interpolation of look-up tables together with baseline
distribution using SPICE Monte Carlo simulation with an input combination
of Vdd = 0.734V , Sin = 5.09ps, Cload = 1.67fF .
sparse sampling. Machine learning is used to develop priors
of timing model coefficients using old libraries while sparse
sampling is used to provide the extra data points needed to
build the new library in the target technology. Our methods
have resulted in 15X reduction in simulation runs with respect
to baseline techniques that use random sampling methods.
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